

LOT SUMMARY DATA

Lot Number 019-H ; Mask Set Number 9062B  
 Starting Material Resistivity 10-25 Vendor Wacker 13-15Ω-cm  
 Date Started 3/3/75 Date Completed 4/2/75  
 Initial Oxide Thickness 985 Å  
 Field Implant Dose 8x10<sup>11</sup> ; Energy 35  
 First Half Field Thickness 13800 Å  
 Gate Oxide Thickness 1020 Å  
 Enhancement Implant Dose 1.5x10<sup>11</sup> ; Energy 48  
 Depletion Implant Dose 6.7x10<sup>11</sup> ; Energy 120  
 Poly Silicon Thickness 4200-4500 Å  
 Second Half Field Thickness 9100 Å  
 Aluminum Thickness 12000 Å  
 Pyro Overlay Thickness 7700 Å

VARIATIONS TO STANDARD PROCESS

WAFER #	CODED #	DESCRIPTION OF VARIATION
		<u>VARIABLE:</u>
		<p>All - Implants - ODD wafers FLAT DOWN <del>EVEN</del> FLAT UP            First Field Densification - 950°            Si Etch Depth - 2900 Å            Ox Etch After Si Etch - Performed to remove ~ 1000 Å            Gate Oxidation - 5-40-5 (1020 Å)            Wafer Clean after Second Half Field - No 50:1            Post Smear (5 wafers Only) - 15 min.</p>

COMMENTS: Actual Work Days to Run Lot - 8  
 Yield = 13/19 = 68%

## Comments on 019-H

A.) All process steps done by self with exception of:  
Aluminum Deposition } Performed in Front End.  
Passivation Etch }

B.) Deviations to 019F Run Sheet:

1<sup>st</sup> Field Pyro Densifications -  $950^{\circ}\text{C}$  (not  $1000^{\circ}\text{C}$ )

Silicon Etch -  $2900\text{\AA}$  (not  $1750\text{\AA}$ )

Oxide Etch after Si Etch - Performed ( $34^{\circ}\text{C}$ , 30 sec.)

Gate Oxidation - 40' (not 42')  $\rightarrow 1020\text{\AA}$

Enhancement Implant -  $1.5 \times 10^{12}$ , 48 KeV (not  $1.7 \times 10^{12}$ , 52 KeV)

Depletion Implant -  $6.7 \times 10^{12}$ , 120 KeV (not 175 KeV)

2<sup>nd</sup> Half Field -  $9100\text{\AA}$  (not 7500 or 8500  $\text{\AA}$ )

Wafer Clean after 2<sup>nd</sup> Half field - no 50:1 etch

Post Sinter - 15 min (not 30')

C.) Number of Days to run lot: 8 DAYS

YIELD:  $13/19 = .68 \rightarrow \underline{68\%}$

M. J. Holt  
4/2/75

To Priority  
To HIRT  
I<sup>2</sup> FLAT UP  
I<sup>2</sup> FLAT DOWN  
No POST SINTER  
POST SINTER, PYRO

TEST CONDITION	SPEC. LIMIT	DEVICE SIZE	To Priority	To HIRT	I <sup>2</sup> FLAT UP	I <sup>2</sup> FLAT DOWN	No POST SINTER	POST SINTER, PYRO	WAFER NUMBER	CURVE TRACER						C-V PLOT								
										Vte	Vtoe	Vt <sub>fm</sub>	Vt <sub>fp</sub>	Diode BV	BVDSS	Poly (□/□)	N+ (□/□)	C Max	tox	Vfb	Qss			
1									---	1.4a	1XHX	10.4a	10.4a	10.4a	10.4a									
2									---	.8to.9	>12V.	>10V.	>25V.	>20V.	20-80	10-20								
3									---															
4		X		X	X	X	X	X	1	.9-.1.0	.6-.7	14-15	15-16	29-31	24	20	8	66.5	980					
5									3	.6-.95	.4-.65	15-16	15-16	28-38	24	20	10	68.0	960					
6				X	X	X	X	X	6	.85-1.0	.55-.7	13-15	14-16	32-38	22-27	20	10,17	65.0	1005					
7				X	X	X	X	X	7	.75-.85	.45-.6	14-16	16-16.5	29-32	23-24	23	15	67.0	973					
8				X	X	X	X	X	8	.7-.9	.4-.6	13-14	15-15.5	30	24	18	10	67.5	965					
9				X	X	X	X	X	10	.85-.9	.55-.65	12-14	14-15.5	29-32	24	15	15	64.0	1015					
10	X			X	X	X	X	X	11	.75-.95	.5-.65	12-15	15-16	30-34	22-26	25	22	64.0	1015					
11				X	X	X	X	X	14	.4.6/ON	.2-.3/ON	13-15	12-15	30-31	20-24	25	18	Start	-					
12				X	X	X	X	X	16	.85-.95	.6-.6	15-15.5	17-17.5	20-34	22-26	18	15	66.5	980					
13			X		X	X	X	X	17	.55-.95	.4-.65	15-16.5	16.5-12.5	28-36	22-25	23	13	67.5	965					
14				X	X	X	X	X	18	.95-1.1	.5-.75	15-17	16-12.5	29-35	22-24	23	15	68.0	960					
15				X	X	X	X	X	19	.95-1.2	.55-.9	14-15	15-17	29-30	22-24	23	18	67.5	965					
16		X		X	X	X	X	X	20	.75-.90	.5-.7	14.5-16	16-17	30-33	24-25	23	15	69.0	945					
17																								
18																								
19																								
20																								
21																								
22																								
23																								
24																								
25																								
26																								
27																								
28																								
29																								
30																								
31																								
32																								
33																								
34																								
35																								
36																								
37																								
38																								
39																								
40																								
41																								





19-H

WAFER NUMBER	C <sub>jb</sub> 0 Bias	C <sub>js</sub> 0 Bias	N	C <sub>nsf</sub>	Gate Cap	V <sub>t</sub> Coeff	DW	DL	CMS	CMP	GAIN*
---	0.087	0.021	4	0.031	20	1.6 mV/V	1.67E-13	1.03E-13	0.016	0.04	0.04
---											A
1	0.076	0.0086								0.025	8791
6	0.076	0.0096					0.222			0.026	8672
19	0.078	0.0085					0.1405	-0.21		0.029	7630

TEST CONDITION  
SPEC LIMIT  
DEVICE SIZE

DATE:

PREPARED BY:

TESTING UNIT:

# LOT # 019-H

NAF #	LOC. #	DW - DL		
		2/50 ( $\mu a$ )	2/2 ( $\mu a$ )	50/2 ( $m a$ )
1	1	<del>8.19</del>	<del>88.1</del>	<del>5.51</del>
	2	8.14	119.8	5.46
	3	8.23	107.5	5.49
	4	8.32	115.9	5.47
	5	<del>9.55</del>	<del>263.</del>	<del>6.21</del>

CAPACITANCE	
$C_j$ ( $\mu f$ )	$C_j$ (FINGERS) ( $\mu f$ )
16.4	31.2
16.4	31.5
16.4	31.2
16.3	31.1
16.6	30.2

6	1	6.48	147.4	5.77
	2	8.27	171.9	5.45
	3	8.13	104.0	5.59
	4	7.99	93.0	5.56
	5	<del>0.23</del>	242.	5.47

16.4	32.0
16.4	32.5
16.9	33.5
16.2	31.9
16.3	31.0

19	1	6.95	199.1	4.51
	2	7.50	123.4	4.90
	3	6.93	124.3	4.53
	4	7.45	207.	4.83
	5	<del>236.</del>	236.	5.55

16.9	31.8
16.9	32.0
16.6	31.5
16.5	31.1
17.1	31.0

Cmp CPE

1	1	3.60		
	2	3.59		
	3	3.60		
	4	3.60		
	5	3.62		

16.8	31.48
------	-------

6	1	3.75		
	2	3.66		
	3	3.62		
	4	3.59		
	5	3.60		

--	--

19	1	4.15		
	2	4.20		
	3	4.18		
	4	4.12		
	5	4.09		

--	--

3.6

3.649

4.148